Abstract
paid to p-channel devices due to the low mobility of holes in GaN (∼16 cm 2 /cm at room temperature [14] ), which leads to poor on-current and switching speed. E-mode operation of p-channel HFETs has been attempted via recessed gate [5] , [15] , [16] , an Al 2 O 3 separated gate on a GaN/AlN heterostructure [17] , or reducing the polarization charge in GaN/AlInGaN/GaN heterostructures by adjusting the Al or In mole fraction [18] . However, except for the recessed gate approach, the others have similar challenges associated with optimisation of the substrate layers for all other devices on the platform. These choices can lead to deterioration of the performance and reliability of the power devices by reduction in density of the 2DEG/2DHG respectively. Moreover, even with a recessed gate, we have earlier demonstrated a trade-off between the threshold voltage V th and the on-current I O N in the conventional p-channel MOSHFET that can be addressed by a thin AlGaN cap layer beneath the gate, to achieve better control [19] . In this work, the dependence of the electrical characteristics of a p-channel GaN MOSHFET on gate length is investigated on a platform that is fully compatible with a power device in PSJ technology. The substrate parameters are closely aligned to those reported in [5] and [15] . Subsequently the switching speed of the inverter is evaluated. Fig. 1 highlights a schematic of an integration platform consisting of a low power CMOS device and a high power PSJ MOSHFET. In comparison to the work in [19] , we consider a p-GaN/GaN/AlGaN/GaN heterostructure with layer specifications consisting of, from top to bottom, 30 nm Mg-doped p-GaN, 20 nm undoped GaN, ∼47 − 48 nm AlGaN barrier with Al mole fraction of 23%, and a 1.5 μm GaN buffer on a substrate [20] . In comparison to the structure in [21] , the 2DEG is connected to the ground. All simulations are performed in Silvaco TCAD [22] using our model for the hole transport in p-channel GaN devices, calibrated against the experimental results of [15] . Accordingly, the maximum hole mobility is limited to 16 cm 2 /V s [14] in a field dependent mobility model [23] . Additionally, a contact resistance ρ c of 10 −4 cm 2 is used for source and drain contacts to p-GaN, which is an average contact resistance reported for p-GaN [24] . Charge and trap densities of 2.8 × 10 12 cm −2 and 2.5×10 12 cm −2 at oxide/GaN interface are found sufficient to match the experimental I DS − V G S characteristics reported in [15] .
II. METHODOLOGY AND SETTINGS

III. RESULTS AND DISCUSSIONS
E-mode operation in a conventional heterostructure without an AlGaN cap, may be examined by comparing the band 0741-3106 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. diagrams at two different thicknesses of the oxide and channel layers (t ox &t ch ) in Fig. 2 (a). Thinner oxide and GaN channel are required so that, sharp band bending in these layers can prevent the valence band at the GaN/AlGaN heterointerface from crossing the Fermi level, thus giving E-mode behaviour. In contrast, inclusion of an AlGaN cap introduces a positive polarization charge at the heterointerface between the AlGaN cap and the GaN channel, σ cap , which can be controlled by changing the Al mole fraction in the cap layer x cap . A comparison of the band diagrams with and without the AlGaN cap in Fig. 2 (b) , illustrates that a presence of the polarisation charge σ cap increases band bending in the GaN channel, leading to elimination of the hole quantum well at the GaN/AlGaN interface. This consequently leads to E-mode operation for thicker layers of the channel and oxide in comparison to that in the conventional structure. It can also be noted in Fig. 2 (b) that the introduction of σ cap alters the direction of the electric field in the oxide. This is of crucial benefit that reverses the behaviour of |V th | with respect to t ox as opposed to that in the conventional device [19] . The trap charge at the interface of the oxide and AlGaN cap could vary due to processing or during device switching. Fig. 2 (d) compares the transfer characteristics with the change in the net trap density at the interface of the oxide/AlGaN cap σ ox , showing that a large variation in σ ox (> 7 × 10 11 cm −2 ) can significantly affect the V th and on-off current ratio of the device.
As shown in Fig. 1 , a combination of the 2DHG, AlGaN barrier, and 2DEG acts as a p-n diode, where the AlGaN barrier of 47 nm acts as a depletion region between the 2DEG and 2DHG. With negative voltage on the drain and gate, this diode remains reverse biased, and leakage current through the 2DEG in this condition has been experimentally shown to be ∼10 n A/mm through the AlGaN barrier [25] . This agrees with negligible values in the simulations.
The behaviour of the threshold voltage with the Al mole fraction x cap , in Fig. 3 (a) , depicts a rise in |V th | with x cap . At higher x cap , the band bending in the GaN channel becomes more pronounced due to an increase in polarisation σ cap , leading to a lowering of the valence band at the GaN channel/AlGaN barrier interface. A |V th | of |−3.0 V | is achievable for an x cap of 23%.
In comparison to silicon, the V th of the current heterostructure is not just dependent upon the vertical thicknesses but also severely the gate length L G . It is seen in Fig. 3 (b) that with reduction of L G , a higher x cap is required to maintain the |V th | at |−2 V |. To understand this behaviour, the contour plots of (Fig. 3 (b) ).
As shown in Fig. 4 , utilising a smaller channel length not only increases the on-current but also leads to an improvement in on-off current ratio I O N /I O F F for devices with identical V th . With smaller L G , the length of the region depleted of 2DHG in the GaN channel also becomes smaller, leading to a reduction in the total sheet resistance between the drain and source. Therefore, |I O N | of the device improves at smaller L G , achieving a maximum of 37 m A/mm at L G of 0.10 μm. The improvement in I O N /I O F F emerges from a higher x cap at smaller L G to maintain the threshold voltage. The rise in σ cap with higher x cap suppresses the relative penetration of holes under the gate thereby minimizing the leakage current. Hence, the ratio of I O N /I O F F shows an improvement from ∼2 to ∼12 orders of magnitude as L G shrinks from 8 μm to 0.25 μm. However, at the shorter gate length (0.10 μm), a higher σ cap , necessary to maintain the same V th no longer suffices to suppress the relative penetration of holes under the gate. This increases the off-current of the device, resulting in a degradation in the on-off current ratio by an order of magnitude. Hence a gate length of 0.25 μm can be considered optimal.
The circuit diagram for calculating the rise time and switching speed of an inverter, using mixed mode simulations is shown in Fig. 5 (a) . The rise time for a load capacitor C L is calculated as t Rise 
The total load capacitance for a fan-out of 5 at the output is estimated as: where C G S,max and C DS,max are the maximum values of the gate and drain capacitances for the p-channel GaN MOSHFET, and the factor 1 + W n /W p accounts for n-and p-channel devices with W n and W p widths. With W n /W p of 1/10, the rise time t Rise of devices, with and without the AlGaN cap, are extracted from the transient simulations of output voltage V OU T with time in Fig. 5 (b) at a gate length of 0.25 μm. A 3 times higher t Rise for the device without the AlGaN cap is the result of thinner oxide and channel layers, which leads to much higher C G S,max , 2.0 pF/mm, compared to 0.3 pF/mm for the device with AlGaN cap. C DS,max for the two devices remains ∼1.5 pF/mm, higher than C G S,max in the device with AlGaN cap, owing to the parasitic capacitance introduced by the underlying 2DEG, which is estimated to be ∼1.23 pF/mm, from the simulation of C DS at different thickness of AlGaN barrier t b (not shown). Assuming both p-channel and n-channel have similar rise and fall times at W n /W p of 1/10, the switching speed f sw of the inverter described as: · mm and C L estimated ≈ T Rise /2.2R on = 231 pF/mm, respectively from their work. Our smaller on-resistance is the result of higher on-current facilitated by lower access resistances and depletion beneath the channel, facilitated by the AlGaN cap. If their value of C L of 231 pF/mm were employed, the corresponding rise time is predicted to be 56 ns, an improvement of at least a factor of 10 in switching speed.
IV. CONCLUSION
A low voltage p-channel E-mode GaN MOSHFET for integration alongside a high power device on a common GaN/AlGaN/GaN platform is investigated. The E-mode operation is realised using a thin AlGaN cap layer between the GaN channel and gate dielectric that suppresses the penetration of holes beneath the channel. The technique not only improves the on-current but also suppresses the leakage current, leading to orders of magnitude improvement in on-off ratio at short gate lengths. The simulated inverter offers promise of CMOS integrated gate drivers for MHz switching of power conversion circuits in GaN.
